A Makefile consists of rules with the following shape:
target ... : prerequisites ...
command
...
...
A target is usually the name of a file that is generated by a program; examples of targets are executable or object files. A target can also be the name of an action to carry out.
A prerequisite is a file that is used as input to create the target. A target depends on several files.
A command is an action that make carries out. A rule may have more than one command, each on its own line. Note: you need to put a tab character at the beginning of every command line.
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment